Th						
Reg. No.:						
WAR THE PARTY A	 _					
The second secon	_					_

Question Paper Code: P 1201

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2009.

Third Semester

(Regulation 2004)

Computer Science and Engineering

CS 1202 - DIGITAL PRINCIPLES AND SYSTEMS DESIGN

(Common to B. Tech. Information Technology)

(Common to B.E. (Part-Time) Second Semester Legulation 2005)

Time: Three hours

Maximum: 100 marks

Answer ALL our stions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. State and prove De-Morgan's law
- Name the various types of number systems with their bases and give an example for each.
- 3. What are the advantage of tri-state gates?
- 4. What is HDL?
- 5. Distinguish beween a decoder and a demultiplexer.
- 6. How is division operation performed using a subtractor?
- 7. Give any two applications of a Shift Register.
- 8. What is Triggering? What is the need for a trigger in a flip-flop?
- 9. What are Race free assignments?
- 10. What is a hazard free network?

11. (a) (i) Use Boolean theorems and simplify the following:

		(1) $A'BC' + ABC + A'B'C' + A'B'C + AB'C' + A'BC'$.	(4)
		(2) $(A+B'+C)(A'+B'+C)(A+B+C)(A'+B+C')$.	(4
		(ii) State and prove the various Boolean Theorems.	(8)
		Or	
	(b)	Simplify the following expression.	
		y = m1 + m3 + m4 + m5 + m8 + m9 + m10 + m11 + m12 + m14 using	
		(i) Karnaugh map.	(8)
		(ii) Quine Mcluskey method.	(8)
12.	(a)	What are Universal gates? Represent all the gate operations universal gates.	with (16
		Or O	
	(b)	What is a Combinational circuit? Explain with various circuits of arithmetic operations are performed.	how (16
13.	(a)	Design a full adder and a full subtractor and implement it with a suit decoder.	table (16)
	(b)	(i) Explain how HDL is wed for combinational circuits.	(8)
		(ii) Explain the functionality of a multiplexer to get 12 outputs.	(8)
14.	(a)	Design and explain an asynchronous master slave JK-flip-flop and its truth table.	give (16
		Or	
	(b)	Explain how shift registers are useful in performing arithmoperations.	netic (16
15.	(a)	Explain how state reduction in flow tables is performed asynchronous sequential circuits.	using (16
		Or	
	(b)	Design and explain Fundamental mode and pulse mode seque circuits.	ntial (16)